Layout-Design-of-an-8x8-SRAM-array
SRAM design
Design and layout of an 8x8 SRAM memory array with a 3-to-8 decoder for accessing the SRAM array
The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout design is done using Cadence Virtuoso’s ADE, & the Static Noise Margin is obtained through Matlab scripts.
64 stars
1 watching
8 forks
Language: MATLAB
last commit: over 2 years ago
Linked from 1 awesome list
cadence-virtuosocmoslayoutmatlabmemorysram
uhub/awesome-matlabRelated projects:
| Repository | Description | Stars |
|---|---|---|
 vlsida/openram | A software framework that automates the design and layout of static random access memory (SRAM) circuits. | 834 |
| muhammadaldacher/analog-design-of-1.9-ghz-pll-system | Designs a frequency synthesizer PLL system to produce a 1.92 GHz signal with a reference input of 30 MHz. | 57 |
 mathworks/fpga-adaptive-beamforming-and-radar-examples | Provides HDL and MATLAB designs for beamforming and radar algorithms on FPGAs | 61 |
 aucohl/dffram | A compiler for designing and generating layouts of memory compilers using DFF/Latch cells | 133 |
 vsicurella/scalestructurecomponent | A JUCE component for designing 2D isomorphic layouts based on MOS scales. | 2 |
 lfhohmann/mma8653 | Library for working with MMA8653 accelerometers on microcontrollers like the BBC MicroBit | 1 |
 miketeachman/micropython-ads1219 | A MicroPython driver for a precision 24-bit ADC with I2C interface. | 4 |
 matthewcieplak/super-sixteen | A 64-step Eurorack sequencer with control voltage features and a compact design | 141 |
 rtimothyedwards/magic | A software tool for designing and manipulating digital logic circuits at the very small scale | 494 |
 uscposh/ams_kgd | A repository of standardized, validated design templates for AMS devices. | 36 |
 nshmura/recyclertablayout | An efficient TabLayout implementation using RecyclerView for easy setup and support for RTL layouts. | 1,360 |
 malrabeiah/dl-massive-mimo | Solving challenges in wireless communication systems by developing algorithms and tools for Massive MIMO channel modeling and deep learning-based signal processing. | 43 |
 marksbench/mb_23lc1024 | A simple MicroPython module to access and manipulate the memory of a 23LC1024 SPI SRAM chip | 1 |
 tlk00/bitmagic | A C++ library for compact data structures and algorithms optimized for memory efficiency and high performance | 412 |
 ckchengucsd/smt-based-stdcell-layout-generator-for-probe2.0 | A tool that generates layout designs for digital integrated circuits using simulated annealing optimization | 16 |