Layout-Design-of-an-8x8-SRAM-array
SRAM design
Design and layout of an 8x8 SRAM memory array with a 3-to-8 decoder for accessing the SRAM array
The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout design is done using Cadence Virtuoso’s ADE, & the Static Noise Margin is obtained through Matlab scripts.
66 stars
1 watching
8 forks
Language: MATLAB
last commit: over 2 years ago
Linked from 1 awesome list
cadence-virtuosocmoslayoutmatlabmemorysram
Related projects:
Repository | Description | Stars |
---|---|---|
| A software framework that automates the design and layout of static random access memory (SRAM) circuits. | 845 |
| Designs a frequency synthesizer PLL system to produce a 1.92 GHz signal with a reference input of 30 MHz. | 57 |
| Provides HDL and MATLAB designs for beamforming and radar algorithms on FPGAs | 62 |
| A compiler for designing and generating layouts of memory compilers using DFF/Latch cells | 137 |
| A JUCE component for designing 2D isomorphic layouts based on MOS scales. | 2 |
| Library for working with MMA8653 accelerometers on microcontrollers like the BBC MicroBit | 1 |
| A MicroPython driver for a precision 24-bit ADC with I2C interface. | 4 |
| A 64-step Eurorack sequencer with control voltage features and a compact design | 141 |
| A tool for designing and laying out Very Large Scale Integration (VLSI) circuits on silicon chips. | 503 |
| A repository of pre-validated designs and models for the AMS Keil Graphics Driver (KGD) | 36 |
| An efficient TabLayout implementation using RecyclerView for easy setup and support for RTL layouts. | 1,360 |
| Solving challenges in wireless communication systems by developing algorithms and tools for Massive MIMO channel modeling and deep learning-based signal processing. | 46 |
| A simple MicroPython module to interface with the 23LC1024 SPI SRAM chip | 1 |
| A C++ library for compact data structures and algorithms optimized for memory efficiency and high performance | 413 |
| A tool that generates layout designs for digital integrated circuits using simulated annealing optimization | 16 |