Awesome Lists

Analog-Design-of-1.9-GHz-PLL-system

by muhammadaldacher

MATLABpushed over 3 years ago

This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, with a comparison between using an LC VCO and using a Ring VCO.

AI summary

PLL system

Designs a frequency synthesizer PLL system to produce a 1.92 GHz signal with a reference input of 30 MHz.

stars
57
forks
14
watching
3
awesome list
1
View on GitHubdrive.google.com/open?id=1TUYCLbdZC5S4dQVAxZmoUjMQPiLFntPe

Embed the badge

Show how many awesome lists link to your project. The count updates automatically.

Awesome Lists badge
Markdown
[![Awesome Lists Badge](https://awesome.facts.dev/shield/muhammadaldacher/Analog-Design-of-1.9-GHz-PLL-system/links.svg)](https://awesome.facts.dev/awesome/muhammadaldacher/Analog-Design-of-1.9-GHz-PLL-system)
HTML
<a href="https://awesome.facts.dev/awesome/muhammadaldacher/Analog-Design-of-1.9-GHz-PLL-system"><img src="https://awesome.facts.dev/shield/muhammadaldacher/Analog-Design-of-1.9-GHz-PLL-system/links.svg" alt="Awesome Lists Badge" /></a>
Image URL
https://awesome.facts.dev/shield/muhammadaldacher/Analog-Design-of-1.9-GHz-PLL-system/links.svg

Add a GitHub project

Missing a project or an awesome list? Paste its GitHub URL and we fetch it right away.