Analog-Design-of-1.9-GHz-PLL-system
MATLABpushed over 3 years ago
This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, with a comparison between using an LC VCO and using a Ring VCO.
AI summary
PLL system
Designs a frequency synthesizer PLL system to produce a 1.92 GHz signal with a reference input of 30 MHz.
- stars
- 57
- forks
- 14
- watching
- 3
- awesome list
- 1
Featured in 1 awesome list
Each link jumps to the spot where the list mentions Analog-Design-of-1.9-GHz-PLL-system.