Silice
FPGA design tool
A hardware description language that simplifies designing parallel and pipelined algorithms into FPGA hardware
Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.
1k stars
46 watching
78 forks
Language: C++
last commit: 21 days ago
Linked from 2 awesome lists
fpgalanguageprogramming
aolofsson/awesome-opensource-hardware
drom/awesome-hdlRelated projects:
| Repository | Description | Stars |
|---|---|---|
 siliconcompiler/lambdalib | A modular hardware abstraction library for designing and implementing complex digital systems | 23 |
 xilinx/hls | A collection of tools and code for designing and implementing digital circuits using high-level synthesis | 379 |
 chipsalliance/f4pga | Collaborative project to develop and share software tools and workflows for FPGAs. | 361 |
 siaflab/petal | A programming language designed for live coding and music performance using Sonic Pi. | 93 |
 sifive/kami | A Coq-based DSL for designing and verifying hardware systems | 197 |
| xilinx/raft | A Python toolbox providing direct access to FPGA hardware peripherals | 21 |
 spinalhdl/spinalhdl | A tool for designing and describing digital hardware using a high-level, domain-specific language | 1,667 |
 nickmqb/wyre | A tool for designing and implementing digital hardware using a concise, typed language that compiles to Verilog | 105 |
 philtomson/rhdl | A Ruby-based language for describing digital hardware components and their behavior. | 14 |
| chipsalliance/synlig | A SystemVerilog synthesis tool that generates digital circuit designs from HDL code | 169 |
 dawsonjon/chips-2.0 | An FPGA design suite that abstracts away low-level details to enable high-level design and simulation using Python. | 235 |
 zipcpu/autofpga | Automates the process of creating and updating FPGA designs from peripherals in multiple languages. | 169 |
 bluespec/awsteria_infra | Middleware for running applications on both host computers and attached FPGAs | 17 |
 stanford-ppl/spatial | A toolset for designing and implementing reconfigurable hardware acceleration using high-level abstraction | 274 |
 rachelselinar/dreamplacefpga | An analytical placer for heterogeneous FPGAs using deep learning and GPU acceleration | 75 |