kactus2dev
EDA tool
A graphical EDA tool for designing SoCs based on the IP-XACT standard
Kactus2 is a graphical EDA tool based on the IP-XACT standard.
194 stars
24 watching
35 forks
Language: C++
last commit: about 1 month ago
Linked from 1 awesome list
designedafpgahardwarehdlip-xactmpsocreusesystem-on-chip
Related projects:
Repository | Description | Stars |
---|---|---|
uscposh/ams_kgd | Provides access to known good designs and predictive models for a specific technology domain. | 36 |
commonevaluationplatform/cep | An SoC design with a set of license-unencumbered components, intended to support developmental testing and verification. | 21 |
cpc/openasip | A toolset for designing and programming customized co-processors with a focus on flexibility and customizability | 146 |
vsicurella/scalestructurecomponent | A JUCE component for designing 2D isomorphic layouts based on MOS scales. | 2 |
ucb-bar/chipyard | A framework for designing and implementing custom systems-on-chip using an Agile development approach. | 1,658 |
sld-columbia/esp | A platform for designing and integrating heterogeneous SoCs with accelerators and processors on FPGA or ASICs. | 343 |
google/xls | Accelerates development of high-performance hardware and software by automating co-design and synthesis | 1,212 |
galacticstudios/kicadverilog | Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 54 |
su2code/su2 | A suite of software tools for solving partial differential equations and performing optimization | 1,357 |
kevancress/measureit_arch | An addon for Blender that provides tools for creating design documentation and technical drawings | 269 |
papirusdevelopmentteam/arc-kde | Customization framework for Plasma 5 desktop environment with GTK theme porting and additional extras | 912 |
ckchengucsd/smt-based-stdcell-layout-generator-for-probe2.0 | A tool that generates layout designs for digital integrated circuits using simulated annealing optimization | 16 |
endrix/xronos | A tool for designing and synthesizing digital systems at the high level of abstraction. | 0 |
ckchengucsd/smt-based-stdcell-layout-generator-for-vfet | Automated tool for generating layout designs for standard cells in VFET technology using SMT-based methods | 3 |
weactstudio/weactstudio.ministm32f4x1 | Development tools and software library for microcontrollers | 683 |