xls
Co-design accelerator
Accelerates development of high-performance hardware and software by automating co-design and synthesis
XLS: Accelerated HW Synthesis
1k stars
68 watching
179 forks
Language: C++
last commit: 6 days ago
Linked from 1 awesome list
compilerhigh-level-synthesishlsmid-level-synthesisopen-sourcepipelineverilog
aolofsson/awesome-opensource-hardwareRelated projects:
| Repository | Description | Stars |
|---|---|---|
 acceleratehs/accelerate-llvm | Compiles Accelerate code to LLVM IR and executes it on CPUs or NVIDIA GPUs | 158 |
| acceleratehs/accelerate | A high-performance parallel array computation language and runtime system for Haskell | 903 |
 stanford-ppl/spatial | A toolset for designing and implementing reconfigurable hardware acceleration using high-level abstraction | 274 |
 ferrandi/panda-bambu | A framework for designing and optimizing hardware accelerators for complex software applications. | 243 |
 grin-compiler/ghc-whole-program-compiler-project | Enables whole program compilation and external STG IR tooling for GHC | 116 |
 cpc/openasip | A toolset for designing and programming customized co-processors with a focus on flexibility and customizability | 145 |
 opencapi/oc-accel | An OpenCAPI-based FPGA acceleration framework | 64 |
 nvdla/hw | The NVDLA project provides hardware designs and tools for building deep learning inference accelerators. | 1,744 |
 analogdevicesinc/hdl | Analog Devices Inc. provides reference designs and HDL libraries for various FPGA projects | 1,526 |
 funningboy/hg_lvl_syn | This project provides tools and scripts for high-level synthesis of software designs using scheduling techniques. | 1 |
 hermanussen/compiletimemethodexecutiongenerator | Allows executing code during compilation to improve runtime performance | 20 |
 intel/intel-extension-for-tensorflow | Enables heterogeneous high-performance computing on Intel CPUs and GPUs for deep learning workloads | 317 |
 clash-lang/clash-compiler | A compiler that transforms high-level Haskell descriptions into synthesizable hardware descriptions. | 1,442 |
 linghaosong/sextans | An FPGA-based accelerator for accelerating sparse matrix dense matrix multiplication | 69 |
 avi-d-coder/implicit-hie | Automates the creation of cabal or stack configuration files for multi-component Haskell projects. | 205 |