KiCadVerilog

Generate Verilog code from a KiCad netlist

53 stars

8 watching

6 forks

Language: Python

last commit: over 1 year ago

Linked from 1 awesome list

Backlinks from these awesome lists:

joanbono/awesome-kicad