KiCadVerilog

Circuit simulator

Converts KiCad schematic designs into Verilog code to simulate and design digital circuits

Generate Verilog code from a KiCad netlist

GitHub
57 stars
8 watching
7 forks
Language: Python
last commit: 4 months ago
Linked from 1 awesome list


Backlinks from these awesome lists:

Related projects:

Repository Description Stars
asyncvlsi/act Asynchronous circuit design and simulation tools using a hardware description language. 102
ucb-bar/midas Automated framework for converting digital circuit designs into FPGA-accelerated simulators 98
kev-cam/v2k-top A software framework for parsing and simulating digital circuits described in Verilog and C++ languages. 7
pyhgl/pyhgl A language and toolset for designing and verifying digital circuits using high-level Python syntax 40
cambridgehackers/fpgamake Generates Makefiles to synthesize and route digital circuits from Verilog designs using Vivado 93
upb-lea/pygeckocircuits2 A Python wrapper around a circuit simulation tool 5
freand76/digsim A tool for simulating and analyzing digital logic circuits in an interactive environment. 17
siepic/opics An S-parameter based photonic integrated circuit simulator written in Python. 43
simbilod/ele559-simulations A workshop on simulating photonic devices and circuits using open-source tools. 34
simulide/simulide A real-time electronic circuit simulator designed for hobbyists and students to experiment with simple electronic circuits and microcontrollers. 203
upb-lea/kiclearance Generates KiCad design rules from a human-readable table of voltage distances 8
flaport/sax A tool for simulating and optimizing circuit behavior in the frequency domain using machine learning and parallel computing. 75
nickg/nvc A VHDL compiler and simulator that translates VHDL code into native machine code for simulation purposes. 641
chipsalliance/riscv-dv An instruction generator for RISC-V processor verification 1,036
cocotb/cocotb A Python library for writing and simulating digital circuits with testbenches 1,842