digsim
An interactive digital logic simulator with verilog support (Yosys)
15 stars
3 watching
0 forks
Language: Python
last commit: 4 months ago logicpythonrtlsimulationsimulatorvcdverilogyosys
digsim An interactive digital logic simulator with verilog support (Yosys)