digsim
digital simulator
A tool for simulating and analyzing digital logic circuits in an interactive environment.
An interactive digital logic simulator with verilog support (Yosys)
17 stars
3 watching
0 forks
Language: Python
last commit: about 1 year ago
Linked from 1 awesome list
logicpythonrtlsimulationsimulatorvcdverilogyosys
Related projects:
| Repository | Description | Stars |
|---|---|---|
| | A simulation system supporting Cooperative Driving Automation development and testing. | 37 |
| | A software framework for parsing and simulating digital circuits described in Verilog and C++ languages. | 7 |
| | A comprehensive digital communication system simulation in MATLAB | 83 |
| | Converts KiCad schematic designs into Verilog code to simulate and design digital circuits | 57 |
| | A switch-level simulator for digital circuits written in C. | 31 |
| | An interactive digital electronics simulation library written in pure Python | 204 |
| | A framework for simulating and visualizing digital circuits | 90 |
| | A tool for simulating quantum circuits based on decision diagrams. | 143 |
| | An environment for programming and simulating complex systems in real-time. | 1,413 |
| | An application for designing and simulating electronic circuits | 215 |
| | A flexible framework for simulating federated learning settings with minimal API and supports differential privacy, secure aggregation, and compression techniques. | 253 |
| | An audio plugin that simulates the characteristics of analog tape delay units | 42 |
| | A software tool for simulating variability in single cell RNA sequencing data by incorporating multiple factors | 24 |
| | A tool for techno-economic assessment of 5G deployment through Monte-Carlo simulations and statistical analysis. | 52 |
| | A software tool for simulating and analyzing Network-on-Chip architectures in computer networks | 250 |