litepcie
PCIe core
A configurable PCIe core with various features and interfaces.
Small footprint and configurable PCIe core
490 stars
29 watching
119 forks
Language: Python
last commit: 3 months ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| A configurable Ethernet core with standardized interfaces and flexible configuration options. | 216 |
| A small footprint and configurable embedded FPGA logic analyzer core | 170 |
| A small footprint and highly configurable DRAM core implementation in Python using Migen and LiteX | 384 |
| A collection of Verilog modules implementing PCIe interfaces and bridges for various FPGAs | 1,162 |
| A Python library for encoding and decoding various digital formats used in cellular networks and telecom protocols. | 46 |
| A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits | 531 |
| An open-source simulation framework for PCI express systems. | 141 |
| A middleware library that provides an interface to access smart card functionality using the SCard API. | 272 |
| A collection of basic building blocks for designing digital systems in SystemVerilog | 34 |
| An interface to interact with Substrate nodes, enabling Python access to blockchain data and extrinsic execution. | 244 |
| Provides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis. | 554 |
| A lightweight interface for parameter sharing and synchronization between nodes in distributed systems | 1,540 |
| A Common Lisp library for executing Python code and integrating it with existing Lisp systems. | 42 |
| A CFFI-based alternative to py4cl2 for faster Python interface in Common Lisp | 44 |
| A lightweight X11 desktop panel with optional plugins and customization options. | 59 |