PyRTL
Digital circuit builder
A Pythonic framework for designing and simulating digital circuits
A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Simplicity, usability, clarity, and extensibility are the overarching goals, rather than performance or optimization.
259 stars
25 watching
78 forks
Language: Python
last commit: 4 months ago
Linked from 2 awesome lists
Related projects:
Repository | Description | Stars |
---|---|---|
ucb-art/bag_framework | A framework for generating and analyzing analog circuits using Python | 144 |
cocotb/cocotb | A Python library for writing and simulating digital circuits with testbenches | 1,826 |
pyhgl/pyhgl | A language and toolset for designing and verifying digital circuits using high-level Python syntax | 40 |
bogdanvuk/pygears | A framework for designing and building hardware systems using high-level Python constructs. | 146 |
upb-lea/pygeckocircuits2 | A Python wrapper around a circuit simulation tool | 5 |
ucb-bar/midas | Automated framework for converting digital circuit designs into FPGA-accelerated simulators | 98 |
fvutils/pyvsc | Provides tools and techniques for generating testable digital circuits and analyzing their coverage | 114 |
yoshitomo-matsubara/torchdistill | A framework for designing and running deep learning experiments without writing code | 1,398 |
olofk/fusesoc | A toolset for managing and building digital circuit designs using hardware description languages like Verilog or VHDL | 1,209 |
drom/reqack | A JavaScript toolset for designing and analyzing digital circuits based on an elastic transactional protocol | 29 |
pymtl/pymtl3 | A Python-based framework for generating, simulating and verifying hardware designs at the cycle level. | 388 |
princetonuniversity/opdb | A collection of design benchmarks and instances for evaluating and presenting digital circuit designs | 23 |
phanrahan/magma | A Python-based language and framework for designing and generating digital circuits at the register-transfer level. | 253 |
mortbopet/vsrtl | A framework for simulating and visualizing digital circuits | 89 |
princetonuniversity/prga | A framework for building and testing FPGAs using Python | 196 |