pyVHDLParser
VHDL parser
Parses VHDL source code into a structured representation for analysis and further processing
Streaming based VHDL parser.
82 stars
11 watching
15 forks
Language: Python
last commit: about 2 years agoLinked from 1 awesome list
language-modelparserpython-3vhdl
drom/awesome-hdlRelated projects:
| Repository | Description | Stars |
|---|---|---|
 pyhdi/pyverilog | Toolkit for analyzing and processing Verilog HDL designs | 645 |
 nic30/hdlconvertor | An ANTLR4-based parser and code generator for SystemVerilog/VHDL | 284 |
 vhdl-ls/rust_hdl | A fast VHDL language server and analysis library written in Rust. | 350 |
 virtuald/pyhcl | A Python parser for HashiCorp Configuration Language | 337 |
 myhdl/myhdl | An open-source package for using Python as a hardware description and verification language | 1,052 |
 philtomson/rhdl | A Ruby language and framework for designing and describing digital hardware systems | 14 |
 parallella/parallella-hw | Design files and FPGA sources for a supercomputing board with heterogeneous processing cores. | 413 |
 dissectmalware/pyxlsb2 | An Excel 2007+ Binary Workbook parser for Python | 19 |
 parsl/parsl | A Python parallel scripting library for expressing multi-step workflows and harnessing computing resources across multiple cores and nodes. | 515 |
 vlsi-eda/poc | Provides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis. | 554 |
 johnpaulett/python-hl7 | Parses HL7 2.x messages into Python objects | 288 |
 dmitrysoshnikov/hdl-js | A tool for parsing and simulating hardware description languages in JavaScript | 86 |
 pyscripter/pyscripter | A feature-rich Python IDE with debugging and editing tools | 1,006 |
 haskell/parsec | A parser combinator library designed to be industrial-strength and easy to use | 850 |
| haskell/attoparsec | A fast parser combinator library for efficient text parsing in network protocols and file formats | 513 |