pyVHDLParser

VHDL parser

Parses VHDL source code into a structured representation for analysis and further processing

Streaming based VHDL parser.

GitHub

81 stars
11 watching
15 forks
Language: Python
last commit: 4 months ago
Linked from 1 awesome list

language-modelparserpython-3vhdl

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
pyhdi/pyverilog Toolkit for analyzing and processing Verilog HDL designs 640
nic30/hdlconvertor An ANTLR4-based parser and code generator for SystemVerilog/VHDL 280
vhdl-ls/rust_hdl A fast VHDL language server and analysis library written in Rust. 346
virtuald/pyhcl A Python parser for HashiCorp Configuration Language 336
myhdl/myhdl An open-source package for using Python as a hardware description and verification language 1,048
philtomson/rhdl A Ruby-based language for describing digital hardware components and their behavior. 14
parallella/parallella-hw Design files and FPGA sources for a supercomputing board with heterogeneous processing cores. 413
dissectmalware/pyxlsb2 An Excel 2007+ Binary Workbook parser for Python 19
parsl/parsl A Python parallel scripting library that extends parallelism to multiple cores and nodes 506
vlsi-eda/poc Provides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis. 551
johnpaulett/python-hl7 Parses HL7 2.x messages into Python objects 289
dmitrysoshnikov/hdl-js A tool for parsing and simulating hardware description languages in JavaScript 86
pyscripter/pyscripter A feature-rich Python IDE with debugging and editing tools 993
haskell/parsec A parser combinator library designed to be industrial-strength and easy to use 847
haskell/attoparsec A fast Haskell parser combinator library for efficient text and binary data parsing 513