CEP
SoC design
An SoC design with a set of license-unencumbered components, intended to support developmental testing and verification.
The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.
21 stars
1 watching
7 forks
Language: C
last commit: 5 months ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
| A toolset for designing and programming customized co-processors with a focus on flexibility and customizability | 147 |
| A collection of reusable Verilog systemVerilog modules used to synchronize clocks and handles asynchronous crossings in digital circuits | 531 |
| A platform for designing and integrating heterogeneous SoCs with accelerators and processors on FPGA or ASICs. | 349 |
| A graphical EDA tool designed to aid in the design and integration of systems-on-chip (SoCs) | 194 |
| A repository of pre-validated designs and models for the AMS Keil Graphics Driver (KGD) | 36 |
| A C implementation of a lightweight application protocol for constrained devices | 809 |
| A wrapper library providing OpenCV functionality in Common Lisp. | 61 |
| Provides a set of reusable code transformations and abstractions for writing domain-specific languages (DSLs) in C. | 887 |
| Reusable C libraries for various common functionalities in software development | 24 |
| An Emacs plugin that enhances Coq mode with various features and tools for writing and debugging proof-based software | 351 |
| A Common Lisp library that abstracts OpenGL programming and provides a REPL-friendly interface. | 863 |
| A platform for designing and verifying digital systems using Intermediate Level Architecture (ILA) models | 3 |
| A simple C++17 project to test and demonstrate a clean Travis CI build with GCC compiler. | 21 |
| A platform for high-level parametric hardware specification and modular verification | 143 |
| Compares performance of various data serialization libraries in C++ | 731 |