SMT-based-STDCELL-Layout-Generator

Cell layout generator

Automates layout generation for standard cells in digital circuits using SMT-based methods

SMT-based-STDCELL-Layout-Generator

GitHub

16 stars
1 watching
6 forks
Language: Perl
last commit: about 3 years ago

Related projects:

Repository Description Stars
ckchengucsd/smt-based-stdcell-layout-generator-for-vfet Automated tool for generating layout designs for standard cells in VFET technology using SMT-based methods 3
ckchengucsd/smt-based-stdcell-layout-generator-for-probe2.0 A tool that generates layout designs for digital integrated circuits using simulated annealing optimization 16
abkgroup/probe_smt_autocell A tool for generating standard cell layouts using SMT based techniques 17
amccaugh/phidl A Python-based tool for creating and manipulating 2D GDS layouts and CAD geometries. 198
badgeek/svg2shenzhen Converts Inkscape SVG drawings to KiCad PCB designs with customizable footprints and layers. 805
ba-st/renoirst Enables programmatic CSS generation within Pharo Smalltalk 18
47degrees/sbt-microsites A plugin for SBT that facilitates the creation of static web pages for projects 320
magical-eda/magical Automates analog IC layout generation 213
vlsir/hdl21schematics Provides a format and tools for creating graphical representations of electronic circuits using SVG images 14
umeshmk/react-schematic A utility for generating responsive React components with built-in layout flexibility 7
vsicurella/scalestructurecomponent A JUCE component for designing 2D isomorphic layouts based on MOS scales. 2
align-analoglayout/align-public Automatically generates analog circuit layouts from unannotated netlists 267
c-cube/qcheck A QuickCheck-inspired testing library for OCaml that enables property-based testing and random value generation. 347
pulp-platform/common_cells Provides commonly used systemverilog components for digital design 517
upb-lea/kiclearance Generates KiCad design rules from a human-readable table of voltage distances 7