spydrnet
by byuccl
A flexible framework for analyzing and transforming FPGA netlists. Official repository.
AI summary
Netlist analyzer
A framework for analyzing and transforming FPGA netlists
- stars
- 92
- forks
- 22
- watching
- 14
- awesome list
- 1
Similar projects
Found by comparing what the projects do, not just their names.
emsec/hal631
Netlist analyzer
A framework to analyze and manipulate netlists of electronic circuits
Circuit viewer
A tool for converting and visualizing electrical circuit designs from text format to graphical schematic.
Circuit representation format
An intermediate format for digital hardware representation that allows efficient parallel processing of complex circuit transformation tasks
Code analyzer
An analyzer that analyzes C# code for performance and enumeration-related issues to suggest improvements.
FPGA analyzer
Analyzes performance of tools used in Field-Programmable Gate Arrays (FPGAs)
Circuit analyzer
A tool for symbolic analysis of electronic circuits
Circuit Validator
Checks CDL netlists for errors and circuit validity
Smart contract analyzer
An all-in-one security toolkit for analyzing and decoding smart contract bytecode
Protocol analyzer
A tool for reverse engineering and testing network protocols by inferring message formats and state machines through passive and active analysis.
Network analyzer
A library to manipulate temporal networks and dynamic communities
ChIP analysis tool
Automated pipeline for processing ChIP-seq data
Crypto analyzer
An automated cryptanalysis tool with modular components for breaking various types of encryption
Blockchain analyzer
Analyzes and decomposes binary files used by the Sierra blockchain network
Memory Analyzer
A .NET-based port of ReClass with additional features and support for various data types and memory analysis tools.
Digital circuit builder
A Pythonic framework for designing and simulating digital circuits
Featured in 1 awesome list
Each link jumps to the spot where the list mentions spydrnet.
