spydrnet
Netlist analyzer
A framework for analyzing and transforming FPGA netlists
A flexible framework for analyzing and transforming FPGA netlists. Official repository.
92 stars
14 watching
22 forks
Language: Python
last commit: about 1 year ago
Linked from 1 awesome list
cadcircuitcircuit-analysiscircuit-designcircuitscomputer-aided-designdigitaledaedifelectronic-design-automationfpgafpgashardwarehardware-designsnetlistnetlist-parsernetliststransformationtransformations
Related projects:
Repository | Description | Stars |
---|---|---|
| A framework to analyze and manipulate netlists of electronic circuits | 631 |
| A tool for converting and visualizing electrical circuit designs from text format to graphical schematic. | 40 |
| An intermediate format for digital hardware representation that allows efficient parallel processing of complex circuit transformation tasks | 30 |
| An analyzer that analyzes C# code for performance and enumeration-related issues to suggest improvements. | 44 |
| Analyzes performance of tools used in Field-Programmable Gate Arrays (FPGAs) | 102 |
| A tool for symbolic analysis of electronic circuits | 45 |
| Checks CDL netlists for errors and circuit validity | 22 |
| An all-in-one security toolkit for analyzing and decoding smart contract bytecode | 249 |
| A tool for reverse engineering and testing network protocols by inferring message formats and state machines through passive and active analysis. | 769 |
| A library to manipulate temporal networks and dynamic communities | 15 |
| Automated pipeline for processing ChIP-seq data | 17 |
| An automated cryptanalysis tool with modular components for breaking various types of encryption | 1,095 |
| Analyzes and decomposes binary files used by the Sierra blockchain network | 10 |
| A .NET-based port of ReClass with additional features and support for various data types and memory analysis tools. | 1,850 |
| A Pythonic framework for designing and simulating digital circuits | 261 |