spydrnet
Netlist analyzer
A framework for analyzing and transforming FPGA netlists
A flexible framework for analyzing and transforming FPGA netlists. Official repository.
92 stars
14 watching
22 forks
Language: Python
last commit: 9 months ago
Linked from 1 awesome list
cadcircuitcircuit-analysiscircuit-designcircuitscomputer-aided-designdigitaledaedifelectronic-design-automationfpgafpgashardwarehardware-designsnetlistnetlist-parsernetliststransformationtransformations
Related projects:
Repository | Description | Stars |
---|---|---|
emsec/hal | A framework to analyze and manipulate netlists of electronic circuits | 626 |
f18m/netlist-viewer | A tool for converting and visualizing electrical circuit designs from text format to graphical schematic. | 37 |
hardwareir/netlistdb | An intermediate format for digital hardware representation that allows efficient parallel processing of complex circuit transformation tasks | 29 |
netfabric/netfabric.hyperlinq.analyzer | An analyzer that analyzes C# code for performance and enumeration-related issues to suggest improvements. | 42 |
chipsalliance/fpga-tool-perf | Analyzes performance of tools used in Field-Programmable Gate Arrays (FPGAs) | 102 |
nicklasvraa/elaborate | A tool for symbolic analysis of electronic circuits | 45 |
d-m-bailey/cvc | A tool that checks CDL netlists for errors in circuit validity | 21 |
fuzzinglabs/thoth | An all-in-one security toolkit for analyzing and decoding smart contract bytecode | 244 |
netzob/netzob | A tool for reverse engineering and testing network protocols by inferring message formats and state machines through passive and active analysis. | 766 |
yquetzal/tnetwork | A library to manipulate temporal networks and dynamic communities | 15 |
guigolab/chip-nf | Automated pipeline for processing ChIP-seq data | 17 |
nccgroup/featherduster | An automated cryptanalysis tool with modular components for breaking various types of encryption | 1,092 |
fuzzinglabs/sierra-analyzer | Analyzes and decomposes binary files used by the Sierra blockchain network | 7 |
reclassnet/reclass.net | A .NET-based port of ReClass with additional features and support for various data types and memory analysis tools. | 1,829 |
ucsbarchlab/pyrtl | A Pythonic framework for designing and simulating digital circuits | 257 |