riscv-zig
CPU emulator
A RISC-V CPU emulator written in Zig.
A RISC-V emulator written in Zig
48 stars
3 watching
1 forks
Language: Zig
last commit: over 3 years ago
Linked from 1 awesome list
c-bj/awesome-zigRelated projects:
| Repository | Description | Stars |
|---|---|---|
 lucasgleba/zkriscv | A RISC-V CPU emulator implemented as a zero-knowledge verification system to prove program execution correctness | 47 |
 rafaelbreno/zig-os | A simple operating system written in Zig | 38 |
 moonbaseotago/vroom | An open-source RISC-V CPU implementation with high performance and multithreading capabilities. | 481 |
 groovestomp/chip8-zig | A CHIP-8 emulator written in Zig, replicating the behavior of a classic 1970s home computer | 8 |
 tiehuis/zig-gameboy | A gameboy emulator written in Zig using the SDL2 library | 13 |
 zig-java/jaz | A JVM implementation in Zig. | 88 |
 chivay/vmt | A toy operating system written in Zig. | 10 |
 sjdh02/tros | A small, bare-metal OS for the RPI3, written in Zig. | 49 |
| tiehuis/zig-ryu | Port of a high-performance network processing framework to the Zig programming language. | 16 |
 rustzx/rustzx | An emulator for the ZX Spectrum home computer system. | 205 |
 olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,457 |
 chipsalliance/dromajo | An emulator designed to run RISC-V RV64GC code on RTL co-simulation hardware | 219 |
 chaoyangnz/zava | A Java Virtual Machine implementation in Zig language | 9 |
 mrlsd/riscv-fs | A F# implementation of the RISC-V Instruction Set Architecture | 282 |
 vi/zigmkv | An implementation of a Matroska/webm (mkv) parser in Zig. | 12 |