OPDB
Circuit design suite
A collection of design benchmarks and instances for evaluating and presenting digital circuit designs
OpenPiton Design Benchmark
23 stars
5 watching
6 forks
Language: Verilog
last commit: over 1 year ago
Linked from 1 awesome list
Related projects:
Repository | Description | Stars |
---|---|---|
cfelton/rhea | A collection of MyHDL cores and tools for complex digital circuit design | 85 |
dawsonjon/chips-2.0 | An FPGA design suite that abstracts away low-level details to enable high-level design and simulation using Python. | 237 |
michaelgale/pcbflow | A Python-based software package for designing and laying out Printed Circuit Boards. | 133 |
ucsbarchlab/pyrtl | A Pythonic framework for designing and simulating digital circuits | 259 |
uscposh/ams_kgd | A repository providing access to pre-tested design files and models for the semiconductor industry. | 36 |
circuitgraph/circuitgraph | A Python library for working with digital circuits as graphs | 110 |
power-grid-lib/pglib-opf | A repository containing benchmark libraries and network data for evaluating algorithms solving the AC Optimal Power Flow problem | 307 |
vlsi-eda/poc | Provides VHDL implementations of common hardware functions and a Python-based infrastructure for simulation and synthesis. | 552 |
cornell-brg/pymtl3-net | Generates synthesizable Verilog for on-chip networks with customizable parameters and modular design | 43 |
meeblip/meeblip-circuits | Provides electronic circuit designs and files in various formats. | 38 |
ihp-gmbh/ihp-open-pdk | A collection of tools and models for designing analog/digital mixed-signal circuits on a specific 130nm BiCMOS process | 420 |
oeg-upm/gtfs-bench | Provides a benchmarking framework for evaluating declarative knowledge graph construction engines in the transport domain | 17 |
phanrahan/magma | A Python-based language and framework for designing and generating digital circuits at the register-transfer level. | 253 |
pkuzjx/eda-collection | A collection of resources and tools for the development and design of integrated circuits and electronic systems | 99 |
pulp-platform/common_cells | Provides commonly used system verilog components | 527 |