OpenCAPI3.0_Client_RefDesign

An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development

GitHub

11 stars
5 watching
13 forks
Language: Verilog
last commit: almost 2 years ago