DFFRAM

Standard Cell Library based Memory Compiler using FF/Latch cells

GitHub
130 stars
14 watching
32 forks
Language: Verilog
last commit: 4 months ago
Linked from 1 awesome list

asic-designelectronics-designverilogvlsivlsi-circuitsvlsi-physical-design

Backlinks from these awesome lists: