Awesome Lists

logik

by zeroasiccorp

Pythonpushed almost 2 years ago

A configurable RTL to bitstream FPGA toolchain

AI summary

FPGA compiler

A toolchain for converting RTL designs to FPGA bitstreams using Python and supports various design languages and constraints

stars
256
forks
7
watching
7
awesome list
1
View on GitHublogik.readthedocs.io/en/latest

Embed the badge

Show how many awesome lists link to your project. The count updates automatically.

Awesome Lists badge
Markdown
[![Awesome Lists Badge](https://awesome.facts.dev/shield/zeroasiccorp/logik/links.svg)](https://awesome.facts.dev/awesome/zeroasiccorp/logik)
HTML
<a href="https://awesome.facts.dev/awesome/zeroasiccorp/logik"><img src="https://awesome.facts.dev/shield/zeroasiccorp/logik/links.svg" alt="Awesome Lists Badge" /></a>
Image URL
https://awesome.facts.dev/shield/zeroasiccorp/logik/links.svg

Add a GitHub project

Missing a project or an awesome list? Paste its GitHub URL and we fetch it right away.