getl

ETL/ELT processor

A tool for automating data processing and integration from various sources into data warehouses

A tool for developing and testing ETL and ELT processes for automating the capture, delivery and processing of information in data warehouses on the MicroFocus Vertica platform.

GitHub

56 stars
6 watching
10 forks
Language: Groovy
last commit: 11 months ago
Linked from 1 awesome list

csvdsleltetlexcelhdfshiveimpalajsonkafkasqlunit-testingverticaxml

Backlinks from these awesome lists:

Related projects:

Repository Description Stars
agmen-hu/node-datapumps An ETL toolkit for Node.js that simplifies data import/export/transfer between systems 291
skalogs/skaetl A real-time ETL tool for log processing and transformation designed to handle multiple input formats and output destinations such as Elasticsearch and Kafka. 68
elastic/logstash A real-time data processing pipeline that transforms and sends data to a storage system 75
etlcpp/etl Develops containers and utilities for embedded systems with fixed capacity and compile-time allocation 2,244
fulldecent/google-sheets-etl A tool to import Google Sheets data into a data warehouse and handle periodic changes 18
petl-developers/petl A general purpose Python package for extracting, transforming and loading tables of data 1,250
dalenewman/transformalize An ETL tool that automates denormalization of relational data 158
blockchain-etl/eos-etl ETL tool for extracting and processing blockchain data from EOS network 9
esl/tracerl Utilities and tests for instrumenting and analyzing Erlang/OTP systems for performance and reliability monitoring 17
fertapric/async_with An asynchronous version of Elixir's with function that resolves dependency graphs and executes clauses in the most performant way possible. 157
jf-tech/omniparser A native Golang ETL parser and transform library for various data formats 976
slyrus/opticl A lightweight image processing library for Common Lisp 182
esl-epfl/x-heep A configurable and extendible microcontroller platform for building ultra-low-power edge accelerators on RISC-V architecture. 146
chipsalliance/cores-veer-el2 A Verilog RTL design for an EL2 RISC-V core with various peripherals and features 250
asphox/sisl A cross-platform Signals and Slots library for C++11 and more. 3