tree-sitter-verilog
by tree-sitter
SystemVerilog grammar for tree-sitter
AI summary
Verilog parser
A system for parsing and analyzing the Verilog programming language used in digital electronics design.
- stars
- 95
- forks
- 36
- watching
- 12
Similar projects
Found by comparing what the projects do, not just their names.
Query parser
A parser for a query language used in tree-sitter parsers
Zig parser
A grammar definition for parsing Zig source code using the Tree Sitter parser
Hare parser
A Tree-Sitter grammar file for parsing a specific programming language feature
Grammar parser
A JavaScript grammar definition for parsing BitBake configurations
config parser
A language grammar for parsing hyprlang configuration files
Pem parser
A parser for PEM files based on the tree-sitter framework
PHP parser
Provides a grammatical parser for PHP code to analyze its structure and syntax
Parsing library
Haskell bindings for an incremental parsing toolkit used in compiler development and language analysis.
App code parser
An Objective-C grammar for parsing the language used in iOS and macOS applications.
Slang parser
An extension to the tree-sitter-parser that supports slang syntax
Grammar parser
A C implementation of a grammar parser for the Jq language
parser library
A C++ implementation of the Tree Sitter parser framework
Comment parser
A grammar for parsing Doxygen comments in a tree-sitter parser
Typing system parser
A tree-sitter grammar for the TypSt typesetting language with a focus on correctness and intended to be used as a parser.
jq parser
A tree-sitter grammar for parsing and syntax analysis of the jq programming language
