cpu-internals
CPU documentation
Documentation of CPU internals and low-level system programming concepts
Intel / AMD CPU Internals
1k stars
47 watching
183 forks
Language: C
last commit: over 3 years ago
Linked from 1 awesome list
epthardware-virtualizationhypervisorpagingsegmentationvt-x
uhub/awesome-cRelated projects:
| Repository | Description | Stars |
|---|---|---|
 pytorch/cpuinfo | A C library providing low-level information about the host CPU's architecture and performance characteristics. | 1,016 |
 dr-noob/cpufetch | A tool that displays information about the processor architecture and color scheme of a computer system. | 1,905 |
 chipsalliance/cores-veer-el2 | A Verilog RTL design for an EL2 RISC-V core with various peripherals and features | 252 |
| chipsalliance/surelog | Provides a comprehensive front-end for SystemVerilog 2017 design and testbench processing | 367 |
 rdaly525/coreir | Builds hardware descriptions into executable code using an LLVM-style compiler framework. | 101 |
 awesome-cpus/b5000 | Information about a specific CPU model | 3 |
 chximn/cpu | Simulates an x86-64 CPU architecture in C++ | 196 |
 intel/systemc-compiler | Translates SystemC code to synthesizable SystemVerilog for hardware design and synthesis. | 249 |
 olofk/serv | An award-winning RISC-V CPU designed for low-power and area-efficient designs | 1,442 |
 bbcmicrobit/hardware | Provides detailed technical documentation and hardware designs for the BBC micro:bit microcontroller. | 148 |
 rust-embedded/cortex-m | Provides low-level interfaces to interact with Cortex-M microcontrollers using Rust | 826 |
| awesome-cpus/pdp8 | An online repository of PDP-8 CPU documentation and resources | 5 |
| chipsalliance/cores-veer-eh1 | A RISC-V processor core design implemented in SystemVerilog RTL | 821 |
 lavoiesl/osx-cpu-temp | Outputs current CPU temperature for OSX using the SMC Tool. | 923 |
 ronsor/riscv-zig | A RISC-V CPU emulator written in Zig. | 48 |