FPGA-CAD-Framework
FPGA design framework
A Java framework for rapid prototyping of FPGA CAD algorithms, enabling efficient design and implementation of digital circuits on Field-Programmable Gate Arrays.
A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
24 stars
8 watching
7 forks
Language: Java
last commit: about 5 years ago Related projects:
Repository | Description | Stars |
---|---|---|
| A framework for modeling and designing digital hardware applications on Field-Programmable Gate Arrays (FPGAs), particularly targeting embedded systems development. | 16 |
| A design system for building intuitive and consistent user experiences. | 20 |
| A framework for designing and verifying digital hardware using the Dart programming language | 377 |
| A toolset for designing and implementing reconfigurable hardware acceleration using high-level abstraction | 274 |
| Collaborative project to develop and share software tools and workflows for FPGAs. | 362 |
| A framework for building Ada-based software systems that can run on a wide range of machines and embedded boards. | 38 |
| A framework for integrating FPGA-based accelerators into heterogeneous systems and connecting them to host CPUs and external memory. | 107 |
| A visual editor tool for designing digital circuits on FPGA boards | 1,727 |
| An open-source AI framework for embedded systems, supporting various neural network architectures and optimized for Arduino-compatible boards. | 225 |
| A design system framework for creating consistent and optimized digital experiences across various platforms | 24 |
| A library that enables Android development using the Frege programming language | 99 |
| A programming language and framework that enables self-documenting design by contract programming with security hardening capabilities. | 53 |
| An FPGA design suite that abstracts away low-level details to enable high-level design and simulation using Python. | 237 |
| A framework for building and testing FPGAs using Python | 197 |
| Provides HDL and MATLAB designs for beamforming and radar algorithms on FPGAs | 62 |