UVVM
Testbench framework
A methodology and tool suite for creating structured VHDL-based testbenches for FPGA and ASIC development
UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/
377 stars
55 watching
95 forks
Language: VHDL
last commit: over 1 year ago
Linked from 3 awesome lists
aolofsson/awesome-opensource-hardware
ben-marshall/awesome-open-hardware-verification
vhdl/awesome-vhdlRelated projects:
| Repository | Description | Stars |
|---|---|---|
 osvvm/osvvmlibraries | Provides reusable and modular VHDL verification components for creating testbenches and verifying digital circuits. | 52 |
 pyuvm/pyuvm | An implementation of the IEEE Standard for Universal Verification Methodology in Python | 380 |
 practical-uvm-step-by-step/practical-uvm-step-by-step | An open source project providing step-by-step examples and resources for learning and implementing the Unified Verification Methodology (UVM) in Verilog | 177 |
| osvvm/osvvm | A comprehensive VHDL verification utility library with advanced testing and verification capabilities | 228 |
 tpoikela/uvm-python | Port of the SystemVerilog Universal Verification Methodology to Python | 245 |
 vunit/vunit | Automates testing of HDL code through unit tests and testbenches | 750 |
 funningboy/uvm_axi | An open-source AXI BFM that provides a bus functional model for checking the standard protocol and analyzing transfer operations. | 234 |
 cluelogic/uvm-tutorial-for-candy-lovers | A tutorial project that teaches SystemVerilog using UVM with examples | 179 |
 oguzhantopgul/vezir-project | A Linux virtual machine designed for mobile application pentesting and malware analysis. | 103 |
 apache/tvm-vta | A comprehensive hardware design stack for accelerating deep learning models | 258 |
 openhwgroup/core-v-verif | Functional verification project for RISC-V cores | 458 |
 aifeg/benchlmm | An open-source benchmarking framework for evaluating cross-style visual capability of large multimodal models | 84 |
 raysalemi/uvmprimer | Compiled and simulated UVM Primer book examples for easy testing and learning | 497 |
 prasadp4009/tbengy | A tool for generating testbenches and synthesizing RTL from SV/UVM descriptions | 49 |
 chipsalliance/uhdm | Generates C++ implementation of the SystemVerilog Object Model and related tools based on YAML descriptions | 204 |